



Layer	Stack up	Description	Type	Processed Thickness	Isolation Distance (Summed)	Copper Coverage	$\epsilon_r$	Impedance ID
1		Taiyo PSR 4000BN GREEN	SolderMask	2.000			3.900	
		Copper Foil 12 microns	Copper	1.850		100.000		1, 2, 3, 4, 5, 6
		Iteq IT180A Prepreg 106 RC71.5	Dielectric	1.848	3.696		3.790	
		Iteq IT180A Prepreg 106 RC71.5	Dielectric	1.848	-		3.790	
2				1.260		60.000		
		Iteq IT180A 4 mil core 1/1	FR4	4.000	4.000		4.400	
3				1.260		30.000		7, 8, 9, 10, 11
		Iteq IT180A Prepreg 2113 RC58	Dielectric	3.322	6.644		4.130	
		Iteq IT180A Prepreg 2113 RC58	Dielectric	3.322	-		4.130	
4				1.260		60.000		
		Iteq IT180A 5 mil core 1/1	FR4	5.000	5.000		4.210	
5				1.260		60.000		
		Iteq IT180A Prepreg 2113 RC58	Dielectric	3.586	9.047		4.130	
		Iteq IT180A Prepreg 106 RC71.5	Dielectric	1.875	-		3.790	
		Iteq IT180A Prepreg 2113 RC58	Dielectric	3.586	-		4.130	
6				1.260		54.000		
		Iteq IT180A 5 mil core 1/1	FR4	5.000	5.000		4.210	
7				1.260		56.000		
		Iteq IT180A Prepreg 2113 RC58	Dielectric	3.297	6.594		4.130	
		Iteq IT180A Prepreg 2113 RC58	Dielectric	3.297	-		4.130	
8				1.260		30.000		12, 13, 14, 15, 16
		Iteq IT180A 4 mil core 1/1	FR4	4.000	4.000		4.400	
9				1.260		60.000		
		Iteq IT180A Prepreg 106 RC71.5	Dielectric	1.848	3.696		3.790	
		Iteq IT180A Prepreg 106 RC71.5	Dielectric	1.848	-		3.790	
10		Copper Foil 12 microns	Copper	1.850		100.000		17, 18, 19, 20, 21, 22
		Taiyo PSR 4000BN GREEN	SolderMask	2.000			3.900	

Copper Thickness = 13.779 | Dielectric Thickness = 47.677 | Solder Mask Thickness = 4.000 | Stack Up Thickness = 61.456 | Stack Up Thickness with Soldermask = 65.456


Impedance ID	Impedance Signal Layer	Structure Name	Ref. Plane 1 in Layer	Ref. Plane 2 in Layer	Lower Trace Width (W1)	Trace Separation (S1)	Ground Strip Separation (D1)	Calculated Impedance	Target Impedance	Tol (+/- %)
--------------	------------------------	----------------	-----------------------	-----------------------	------------------------	-----------------------	------------------------------	----------------------	------------------	-------------

StackName: Master

Version:	Associated Documents:	Revision:	Modification:	Date of Revision:	Editor	Pag	
Date: 15-06-2020							
Author: -							
Department: Engg. CAM							
Site: www.hiqelectronics.com							



Impedance ID	Impedance Signal Layer	Structure Name	Ref. Plane 1 in Layer	Ref. Plane 2 in Layer	Lower Trace Width (W1)	Trace Separation (S1)	Ground Strip Separation (D1)	Calculated Impedance	Target Impedance	Tol (+/- %)	
1	1	Coated Microstrip 1B	2	0	5.800	0.000	0.000	50.040	50.000	10.000	
2	1	Coated Microstrip 1B	2	0	9.050	0.000	0.000	40.010	40.000	10.000	
3	1	Edge Coupled Coated Microstrip 1B	2	0	4.200	4.400	0.000	89.900	90.000	10.000	
4	1	Edge Coupled Coated Microstrip 1B	2	0	4.250	7.150	0.000	100.000	100.000	10.000	
5	1	Edge Coupled Coated Microstrip 1B	2	0	6.020	4.800	0.000	80.140	80.000	10.000	
6	1	Edge Coupled Coated Microstrip 1B	4	0	4.100	5.750	0.000	119.080	120.000	10.000	
7	3	Edge Coupled Offset Stripline 1B1A	2	4	3.700	6.000	0.000	89.920	90.000	10.000	
8	3	Offset Stripline 1B1A	2	4	3.600	0.000	0.000	49.980	50.000	10.000	
9	3	Edge Coupled Offset Stripline 1B1A	2	4	4.200	4.300	0.000	80.280	80.000	10.000	
10	3	Edge Coupled Offset Stripline 1B1A	2	4	3.200	7.500	0.000	98.410	100.000	10.000	
11	3	Offset Stripline 1B1A	2	4	5.800	0.000	0.000	39.980	40.000	10.000	
12	8	Edge Coupled Offset Stripline 1B1A	7	9	3.700	6.000	0.000	89.920	90.000	10.000	
13	8	Offset Stripline 1B1A	7	9	3.600	0.000	0.000	49.980	50.000	10.000	
14	8	Edge Coupled Offset Stripline 1B1A	7	9	4.200	4.300	0.000	80.280	80.000	10.000	
15	8	Edge Coupled Offset Stripline 1B1A	7	9	3.200	7.500	0.000	98.410	100.000	10.000	
16	8	Offset Stripline 1B1A	7	9	5.800	0.000	0.000	39.980	40.000	10.000	
17	10	Edge Coupled Coated Microstrip 1B	9	0	4.200	4.400	0.000	89.900	90.000	10.000	
18	10	Coated Microstrip 1B	9	0	5.800	0.000	0.000	50.040	50.000	10.000	
19	10	Coated Microstrip 1B	9	0	9.050	0.000	0.000	40.010	40.000	10.000	
20	10	Edge Coupled Coated Microstrip 1B	7	0	4.100	5.750	0.000	119.080	120.000	10.000	

StackName:							
Version:	Associated Documents:	Revision:	Modification:	Date of Revision:	Editor	Pag	
Date: 15-06-2020							
Author: -							
Department: Engg. CAM							
Site: www.hiqelectronics.com							

Impedance ID	Impedance Signal Layer	Structure Name	Ref. Plane 1 in Layer	Ref. Plane 2 in Layer	Lower Trace Width (W1)	Trace Separation (S1)	Ground Strip Separation (D1)	Calculated Impedance	Target Impedance	Tol (+/- %)	
21	10	Edge Coupled Coated Microstrip 1B	9	0	4.250	7.150	0.000	100.000	100.000	10.000	
22	10	Edge Coupled Coated Microstrip 1B	9	0	6.020	4.800	0.000	80.140	80.000	10.000	

Notes

StackName:					
Version:	Associated Documents:	Revision:	Modification:	Date of Revision:	Editor
Date: 15-06-2020					
Author: -					
Department: Engg. CAM					
Site: www.hiqelectronics.com					
				Pag	